

Fig. 1

WO 99/66633




Fig. 2

00227: 011016T.000




Fig. 3



Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18

280	282	284	286	288	290
	AA	BB	CC	DD	EE
	01	B1	1	EEPROM	0x00
	02	B2	1	RAM	0x00
	03	B3	2	EEPROM	0x01
	04	B4	2	RAM	0x01

	32	B32	1	ROM	0x00
	33	B33	1	ROM	0x01

Fig. 19




Fig. 20




Fig. 21

Figure 1 is a block diagram of a fan speed control system. At the top, a host device 11 is connected via an IIC bus to three fans 340A, 340B, and 340C. Each fan is connected to a control unit 14A, 14B, or 14C respectively. Each control unit receives a reference speed (Iref) and a target speed (TSA, TSB, or TSC) and outputs a control signal 15 to the fan.

Fig. 23




Fig. 24